ETSIStandard.pdf


Aperçu du fichier PDF etsistandard.pdf - page 6/156

Page 1...4 5 678156



Aperçu texte


6

9.3.36
9.3.37
9.3.38
9.3.39
9.3.40
9.3.41
9.3.42

10

ETSI TS 102 361-1 V1.2.1 (2006-01)

Status/Precoded (S_P).................................................................................................................................94
Selective Automatic Repeat reQuest (SARQ) ............................................................................................94
Defined Data format (DD) ..........................................................................................................................94
Unified Data Transport Format (UDT Format) ..........................................................................................95
UDT Appended Blocks (UAB)...................................................................................................................96
Supplementary Flag (SF) ...........................................................................................................................96
Pad Nibble ..................................................................................................................................................96

Physical Layer ........................................................................................................................................96

10.1
General parameters...........................................................................................................................................96
10.1.1
Frequency range..........................................................................................................................................96
10.1.2
RF carrier bandwidth ..................................................................................................................................96
10.1.3
Transmit frequency error ............................................................................................................................97
10.1.4
Time base clock drift error..........................................................................................................................97
10.2
Modulation .......................................................................................................................................................97
10.2.1
Symbols ......................................................................................................................................................97
10.2.2
4FSK generation .........................................................................................................................................97
10.2.2.1
Deviation index .....................................................................................................................................97
10.2.2.2
Square root raised cosine filter..............................................................................................................98
10.2.2.3
4FSK Modulator ...................................................................................................................................98
10.2.3
Burst timing ................................................................................................................................................99
10.2.3.1
Normal burst .........................................................................................................................................99
10.2.3.1.1
Power ramp time............................................................................................................................100
10.2.3.1.2
Symbol timing ...............................................................................................................................101
10.2.3.1.3
Propagation delay and transmission time ......................................................................................101
10.2.3.2
Reverse channel burst .........................................................................................................................102
10.2.3.2.1
Power ramp time............................................................................................................................102
10.2.3.2.2
Symbol timing ...............................................................................................................................103
10.2.3.2.3
Propagation delay ..........................................................................................................................103
10.2.3.3
Synthesizer Lock-Time constraints .....................................................................................................103
10.2.3.4
Transient frequency constraints during symbol transmission time .....................................................103

Annex A (normative):

Numbering and addressing .........................................................................104

Annex B (normative):

FEC and CRC codes ....................................................................................105

B.1
B.1.1

B.2
B.2.1
B.2.2
B.2.3
B.2.4

B.3
B.3.1
B.3.2
B.3.3
B.3.4
B.3.5
B.3.6
B.3.7
B.3.8
B.3.9
B.3.10
B.3.11

B.4
B.4.1

Block Product Turbo Codes .................................................................................................................106
BPTC (196,96) ...............................................................................................................................................106

Variable length BPTC ..........................................................................................................................109
Variable length BPTC for embedded signalling.............................................................................................109
Variable length BPTC for Reverse Channel...................................................................................................111
Variable length BPTC for CACH signalling ..................................................................................................112
Rate ¾ Trellis code.........................................................................................................................................114

Generator matrices and polynomials ....................................................................................................118
Golay (20,8) ...................................................................................................................................................118
Quadratic residue (16,7,6) ..............................................................................................................................118
Hamming (17,12,3) ........................................................................................................................................119
Hamming (13,9,3), Hamming (15,11,3), and Hamming (16,11,4).................................................................119
Hamming (7,4,3) ............................................................................................................................................120
Reed-Solomon (12,9) .....................................................................................................................................120
Short LC CRC calculation..............................................................................................................................122
CRC-CCITT calculation.................................................................................................................................123
32-bit CRC calculation ...................................................................................................................................123
CRC-9 calculation ..........................................................................................................................................123
5-bit Checksum (CS) calculation....................................................................................................................124

Interleaving...........................................................................................................................................124
CACH interleaving.........................................................................................................................................124

Annex C (informative):
C.1

Example timing diagrams ...........................................................................125

Unit-to-Unit..........................................................................................................................................125

ETSI